PCIe 4.0

The Innosilicon PCIe4.0 PHY is designed to maximize interface speed in the difficult system environments found in high-performance computing. It is a low-power, area-optimized, silicon-proven IP designed with a system-oriented approach to maximize flexibility and ease integration for our customers. The PCIe4.0 PHY supports PCIe 4.0, 3.0, 2.0 and 1.0 and has full support for manufacturability.

The Innosilicon PCIe4.0 PHY is a high-performance serial link subsystem. Optimized for power in challenging, high-loss channels, our PCIe4.0 PHYs are ideal for networking, storage and data center systems.


  • Available on <28nm
  • Data rate up to 16Gbps/Lane
  • Support 5G/8G/16G different configuration for different
  • protocol applications.
  • 5mW/Gbps per lane
  • Tx EQ and Rx DFE to improve signal integrity.
  • High-speed / Low Jitter PLL as clock source
  • IO Pad / ESD structure embed
  • BIST logic integrated with PRBS pattern
  • 0.8V / 1.8V power supply


  • Higher Bandwidth upto 64Gbps in X4 mode
  • Support different configuration for different protocol applications
  • Lowest power consumption per Gbps data rates



告訴我們您的IP需求 我們將提供定制化方案,滿足您的所有需求!
体育彩票走势图综合版 幸运pk10玩法技巧1234578 捷报比分直播手机触屏版 甘肃快3投注 千炮捕鱼手机版下载 三分彩如何看规律 南宁麻将玩法 南京恩腿子麻将安卓版app 北京快乐8网易开奖结果 内蒙古11选5走势 瑞典对墨西哥比分预测 下载pc蛋蛋 浙江11选5玩法介绍乐选 金蟾捕鱼 江西多乐彩综合走势图 麻将机怎么把二副收 … 贵阳捉鸡麻将技巧口