USB 2.0-HSIC PHY (Host-Device-OTG-Hub)

The INNOSILICON USB 2.0 OTG PHY is fully compliant with UTMI+ level 3 Rev 1.0 specification. Offering excellent performance combined with a die size up to 30% less than the competition, this PHY is the perfect companion to your design. The impressively small die size offers all functionality needed for a complete USB solution. HS, FS and LS support with OTG along with all required I/Os, primary and secondary ESD, self-calibrated DP/DM termination and an integrated PLL. The UTMI+ interface can be pre-configured for either a 30MHz 16-bit, or 60Mhz 8-bit data interface.

If your solution requires more than one USB port, a further size efficiency can be had by choosing a multi-port solution. The INNOSILICON USB 2.0 PHY is available in 1, 2, 3 and 4-port configurations.

To support production test with high coverage, this PHY includes BIST, loop back, and boundary scan functionality.


  • Silicon proven in 14, 28, 40, 55, 65, 90 and 130nm across SMIC, TSMC & Global Foundries
  • USB 2.0 OTG spec compliant
  • 8 bit or 16 bit UTMI+ interface compliant with UTMI+ specification level 3 Rev 1.
  • Battery charging support
  • HUB mode with 40 bit time round trip delay
  • Boundary Scan and Loop back BIST modes
  • Supports all USB 2.0 specified test modes
  • Built-in I/O complete with primary and secondary ESD structures
  • On-die self-calibrated HS/FS/LS termination
  • 12/24MHz crystal oscillator with Integrated phase-locked loop (PLL) oscillator
  • Low power operation, 80mW analog power Max for 2 ports High speed transmission


  • Low power consumption
  • Fully customizable
  • High speed hub use VLPI low latency
  • Small area
  • Simple integration process
  • Available options include
    • Test chips and test boards
    • FPGA integration support
    • Chip level integration



告訴我們您的IP需求 我們將提供定制化方案,滿足您的所有需求!

USB 2.0 Q&A

 What package can you choose?
  • Supports small form-factor LQFP/LQFN; Supports BGA
 What makes our USB 2.0 different?
  • Small die size, easy to integrate
  • Low power consumption
  • High speed hub uses VLPI low latency
  • Test chip and test board available
  • FPGA integration Support
  • Customized Service
    - Add UART function
    - VBUS voltage
    - Customize IO layout
体育彩票走势图综合版 最好的免费炒股软件 17175捕鱼害死人 8月1日体彩取消电子投注 卡无卡五星麻将 征途有人挂机赚钱的吗 网络捕鱼赌博平台 分分彩吧 厦门跑嘀嘀能赚钱吗 235棋牌游戏手机版 11选5任2稳赚 湖北麻将赖子晃晃作弊 宰鸡鸭赚钱吗 双色球复式中奖计算器 2018厦门跑滴滴赚钱吗 河南11选5结果 北京pk10开奖现场